

GENERAL DESCRIPTION

The SGM861 is a high precision voltage supervisor with over-voltage (OV) and under-voltage (UV) monitor in a small package. It is very suitable for low-voltage systems that need extremely small tolerance. To prevent error events when the monitored signal is within the normal range, this device integrates very small threshold hysteresis, as well as built-in deglitch capability and noise immunity.

The SGM861 provides UV and OV threshold monitor function internally so that external resistor divider is not needed any more. As a result, overall cost and peripheral circuit size are reduced, and system reliability can be enhanced. Two factory-set reset delay time can be selected when CT pin is floating or pulled up to VDD through a resistor. The reset delay time can also be adjusted by placing a capacitor between CT pin and GND. The VDD pin and the SENSE pin are separated to provide redundancy for high reliability. The SGM861 has low quiescent current of $1.24\mu A$ (TYP). This device is recommended to be used in industrial automation and process control, or conditions that monitor voltages for UV and OV threshold with very high precision.

The SGM861 is available in a Green TDFN-1.5×1.5-6L package. It operates over the junction temperature range of -40°C to +125°C.

TYPICAL APPLICATION



Figure 1. Typical Application Circuit

FEATURES

- Input Voltage Range: 1.7V to 5.5V
- Under-Voltage Lockout (UVLO): 1.7V
- Low Quiescent Current: 4µA (MAX)
- High Threshold Accuracy:
 - ±0.55% (TYP), ±1% (MAX) at +25°C:
 - ±0.55% (TYP), ±2.5% (MAX) at -40°C to +125°C
- Fixed Window Threshold Levels
 - 50mV Steps from 0.5V to 1.3V, 1.5V, 1.8V, 2.5V, 2.8V, 2.9V, 3.3V, 5V
 - Available in UV Threshold Only
 - Two Available Window Tolerance: ±5%, ±7%
- Programmable Voltage Threshold Levels
- Deglitch Capability and Hysteresis
- Factory-Set Reset Delay: 50µs, 1ms, 5ms, 10ms, 20ms, 100ms, 200ms
- Adjustable Reset Delay with Different CT Capacitor
- Active-Low Open-Drain Output
- nRESET Voltage Latch Function
- Available in a Green TDFN-1.5×1.5-6L Package

APPLICATIONS

Motor Drivers Industrial Automation and Process Control Family Cinema and Amusement Grid Infrastructure Data Center and Enterprise Computing

High Accuracy OV/UV Detection Reset IC with Time Delay and Manual Reset

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM861A5-0.85	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A5-0.85XTHR6G/TR	0YI XXX	Tape and Reel, 3000
SGM861A7-0.50	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-0.50XTHR6G/TR	1FG XXX	Tape and Reel, 3000
SGM861A7-0.90	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-0.90XTHR6G/TR	1FF XXX	Tape and Reel, 3000
SGM861A7-1.20	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-1.20XTHR6G/TR	1FE XXX	Tape and Reel, 3000
SGM861A7-1.50	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-1.50XTHR6G/TR	1FD XXX	Tape and Reel, 3000
SGM861A7-1.80	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-1.80XTHR6G/TR	1FC XXX	Tape and Reel, 3000
SGM861A7-3.30	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-3.30XTHR6G/TR	008 XXX	Tape and Reel, 3000
SGM861A7-5.00	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861A7-5.00XTHR6G/TR	1FB XXX	Tape and Reel, 3000
SGM861B7-0.50	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-0.50XTHR6G/TR	18D XXX	Tape and Reel, 3000
SGM861B7-0.90	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-0.90XTHR6G/TR	1FL XXX	Tape and Reel, 3000
SGM861B7-1.20	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-1.20XTHR6G/TR	18F XXX	Tape and Reel, 3000
SGM861B7-1.50	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-1.50XTHR6G/TR	1FK XXX	Tape and Reel, 3000
SGM861B7-1.80	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-1.80XTHR6G/TR	1FJ XXX	Tape and Reel, 3000
SGM861B7-3.30	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-3.30XTHR6G/TR	1FI XXX	Tape and Reel, 3000
SGM861B7-5.00	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861B7-5.00XTHR6G/TR	1FH XXX	Tape and Reel, 3000
SGM861D7-0.50	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-0.50XTHR6G/TR	1NH XXX	Tape and Reel, 3000
SGM861D7-0.90	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-0.90XTHR6G/TR	1NI XXX	Tape and Reel, 3000
SGM861D7-1.20	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-1.20XTHR6G/TR	1NJ XXX	Tape and Reel, 3000
SGM861D7-1.50	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-1.50XTHR6G/TR	1NK XXX	Tape and Reel, 3000
SGM861D7-1.80	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-1.80XTHR6G/TR	1NL XXX	Tape and Reel, 3000
SGM861D7-3.30	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-3.30XTHR6G/TR	1NM XXX	Tape and Reel, 3000
SGM861D7-5.00	TDFN-1.5×1.5-6L	-40°C to +125°C	SGM861D7-5.00XTHR6G/TR	1NN XXX	Tape and Reel, 3000

NOTE: For more models not listed above, please contact your local SGMICRO sales representatives.

MARKING INFORMATION

NOTE: XXX = Date Code and Trace Code.

YYY- Serial Number ххх Trace Code Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.



DEVICE NAMING DESCRIPTION

SGM861 <u>x</u> <u>x</u> Time Delay Options

Nominal Threshold Options

Time Delay	Time Delay Options: Every part has two fixed time delay and adjustable delay option via external capacitor part number.										
		A	CT pin op	T pin open = 10ms, CT pin tied to V_{DD} = 200ms, CT programmable with external capacitor							
Minday (В	CT pin op	CT pin open = 1ms, CT pin tied to V_{DD} = 20ms, CT programmable with external capacito						apacitor	
window (00 & 00)	С	CT pin op	oen = 5ms, (CT pin tied to	o V _{DD} = 100r	ns, CT prog	rammable w	ith external of	capacitor	
		D	CT pin op	pen = 50µs,	CT pin tied f	to V _{DD} = 50µ	s, CT not pr	ogrammable)		
		E	CT pin op	pen = 10ms,	CT pin tied	to V _{DD} = 200	oms, CT pro	grammable	with external	capacitor	
1.0.7		F	CT pin op	CT pin open = 1ms, CT pin tied to V_{DD} = 20ms, CT programmable with external capacitor							
00	oniy	G	CT pin op	CT pin open = 5ms, CT pin tied to V_{DD} = 100ms, CT programmable with external capacitor							
		Н	CT pin op	CT pin open = 50μ s, CT pin tied to V _{DD} = 50μ s, CT not programmable							
Tolerance	Options: Tr	igger or thre	shold voltag	hold voltage as a percentage of the monitored threshold voltage.							
Ę	5	Window thr	eshold from	nominal val	lue = OV: +5	5%; UV: - 5%					
-	7	Window thr	eshold from	nominal val	lue = OV: +7	'%; UV: -7%					
Nominal M	Ionitor Thre	nitor Threshold Voltage Options									
0.50	0.50V	0.70	0.70V	0.70V 0.90 0.90V 1.10 1.10V 1.30 1.30V 2.80 2.80V						2.80V	
0.55	0.55V	0.75	0.75V	0.95	0.95V	1.15	1.15V	1.50	1.50V	2.90	2.90V
0.60	0.60V	0.80	0.80V	1.00	1.00V	1.20	1.20V	1.80	1.80V	3.30	3.30V
0.65	0.65V	0.85	0.85V	1.05	1.05V	1.25	1.25V	2.50	2.50V	5.00	5.00V

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	-0.3V to 6V
nRESET, CT, SENSE, nMR Voltage	-0.3V to 6V
nRESET Current	±40mA
Package Thermal Resistance	
TDFN-1.5×1.5-6L, θ _{JA}	167.9°C/W
TDFN-1.5×1.5-6L, θ _{JB.}	60.7°C/W
TDFN-1.5×1.5-6L, θ _{JC}	138.9°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility (1) (2)	
HBM	±4000V
CDM	±1000V

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.

2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V _{DD}	1.7V to 5.5V
SENSE, nRESET Voltage	0V to 5.5V
CT Voltage ⁽¹⁾	V _{DD}
nMR Voltage (2)	0V to 5.5V
nRESET Current	0.3mA to 6mA
Operating Junction Temperature Range	40°C to +125°C

NOTES:

1. It is recommended connecting a $10k\Omega$ pull-up resistor between CT pin and VDD pin. The maximum value is V_{DD} or 5.5V, whichever is smaller.

2. If the voltage at nMR is smaller than $V_{\text{DD}},$ extra current will flow from the VDD pin to the nMR pin.

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



PIN CONFIGURATION





TDFN-1.5×1.5-6L

PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION
1	SENSE	I	SENSE Voltage Input Pin. Short this pin with VDD pin if the VDD voltage is deserved to be monitored.
2	VDD	I	Supply Voltage Input Pin. Usually, a $0.1\mu F$ to $1\mu F$ ceramic capacitor is placed close to this pin.
3	СТ	I	Capacitor Time Delay Pin. The CT pin provides two factory-set delay time options: one by connecting it to VDD, and another by keeping it floating. The reset delay time can also be adjusted by placing a capacitor between CT pin and GND.
4	nRESET	О	Active-Low Open-Drain Output Pin. It rises to logic high when the SENSE pin voltage falls into the range of the UV threshold ($V_{IT - UV}$) and OV threshold ($V_{IT + OV}$). Otherwise, it falls to logic low. Pull up this pin to the VDD pin or other voltage rail through a resistor.
5	GND	G	Ground.
6	nMR	I	Active-Low Manual Reset Pin. When the nMR pin turns high, the output holds low for the reset delay time (t_D) and then goes high. Leave this pin floating when not used.



ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 1.7V \text{ to } 5.5V, \text{ CT}, \text{ nMR} = \text{Open}, V_{\text{nRESET}} = 10k\Omega \text{ to VDD}, C_{\text{nRESET}} = 10pF, T_{\text{J}} = -40^{\circ}\text{C}$ to +125°C, typical values are measured at $T_{\text{J}} = +25^{\circ}\text{C}$ and $V_{\text{DD}} = 3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{DD}		1.7		5.5	V
Under-Voltage Lockout ⁽¹⁾	UVLO	V_{DD} falling below 1.7V	1.2	1.52	1.7	V
Power-On Reset Voltage ⁽²⁾	V _{POR}	V _{OL_MAX} = 0.25V, I _{OUT} = 15µA		0.6	1	V
Desitive Coing Threshold Assurant	V	T _J = +25°C	-1.00	±0.55	1.00	0/
Positive-Going Threshold Accuracy	VIT + OV	$T_{\rm J} = -40^{\circ}C \text{ to } +125^{\circ}C$	-2.50	±0.55	2.50	70
Negative Caing Threshold Assurably	M	T _J = +25°C	-1.00	±0.55	1.00	0/
Negative-Going Threshold Accuracy	V IT - UV	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	-2.50	±0.55	2.50	%
Hysteresis Voltage ⁽³⁾	V _{HYS}		0.1	0.6	2.3	%
Supply Current	I _{DD}	$V_{DD} \leq 5.5V$		1.24	4	μA
Input Current, SENSE Pin	I _{SENSE}	V _{SENSE} = 5V		0.66	1.5	μA
		V _{DD} = 1.7V, I _{OUT} = 0.4mA			0.25	
Low-Level Output Voltage	V _{OL}	$V_{DD} = 2V, I_{OUT} = 3mA$			0.25	V
		$V_{DD} = 5V, I_{OUT} = 5mA$			0.25	
Open-Drain Output Leakage Current	I _{LKG}	$V_{DD} = V_{nRESET} = 5.5V$			300	nA
nMR Logic Low Input	V_{nMR_L}				0.3	V
nMR Logic High Input	V_{nMR_H}		1.4			V
High Level CT Pin Voltage	V _{CT_H}		1.4			V
Manual Reset Internal Pull-up Resistance	R _{nMR}			108		kΩ
CT Pin Charge Current	I _{CT}		335	376	415	nA
CT Pin Comparator Threshold Voltage (4)	V _{CT}		1.13	1.15	1.17	V

NOTES:

1. If V_{DD} falls below UVLO, nRESET will be driven low (here, $V_{IT-UV} < V_{SENSE} < V_{IT+OV}$).

2. $V_{\mbox{POR}}$ represents the minimum VDD voltage to ensure a controlled output condition.

3. Hysteresis is with respect to the corresponding UV/OV tripoint (V_{IT - UV}, V_{IT + OV}).

4. V_{CT} represents the comparator threshold for measuring the voltage level of the external capacitor at CT pin.



TIMING REQUIREMENTS

 $(V_{DD} = 1.7V \text{ to } 5.5V, \text{ CT}, \text{nMR} = \text{Open}, V_{\text{nRESET}} = 10k\Omega \text{ to VDD}, C_{\text{nRESET}} = 10pF$, typical values are measured at $T_{\text{J}} = +25^{\circ}\text{C}$ and $V_{\text{DD}} = 3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Reast Time Delay SCM961A SCM961E		CT = Open	5	9.4	4 13 ma		
Reset Time Delay, SGINIOOTA, SGINIOOTE	LD	$CT = 10k\Omega$ to V_{DD}	100	188	260	ms	
Reast Time Delay SCM961D SCM961E	•	CT = Open	0.5	0.94	1.3		
Reset Time Delay, SGINIOOTE, SGINIOOTF	ι _D	$CT = 10k\Omega$ to V_{DD}	10	19	26	ms	
		CT = Open	2.5	4.7	6.5		
Reset Time Delay, SGM861C, SGM861G	ι _D	$CT = 10k\Omega$ to V_{DD}	50	94	130	ms	
		CT = Open, CT = $10k\Omega$ to V _{DD} , SENSE trigger		65			
Reset Time Delay, SGM861D, SGM861H	ι _D	CT = Open, CT = $10k\Omega$ to V _{DD} , nMR trigger		45		μs	
Propagation Detect Delay ⁽¹⁾⁽²⁾	t _{PD}			20	35	μs	
Output Rise Time (1) (3)	t _R			2.2		μs	
Output Fall Time (1) (3)	t _F			0.2		μs	
Startup Delay ⁽⁴⁾	t _{sD}			350		μs	
Glitch Immunity Under-Voltage V _{IT - UV} , 5% Overdrive ⁽¹⁾	t _{GI_VIT-}			14		μs	
Glitch Immunity Over-Voltage V _{IT + OV} , 5% Overdrive ⁽¹⁾	t _{GI_VIT+}			13		μs	
Glitch Immunity nMR Pin	t_{GI_nMR}				25	ns	
Propagation Delay from nMR Low to Assert nRESET	t _{PD_nMR}			270		ns	
nMR Pin Pulse Width Duration to Assert nRESET	t _{nMR_W}		1			μs	
nMR Reset Time Delay	t_{D_nMR}			t _D		ms	

NOTES:

1.5% Overdrive from threshold. Overdrive% = $(V_{SENSE} - V_{IT})/V_{IT}$; V_{IT} refers to either $V_{IT - UV}$ or $V_{IT + OV}$.

2. t_{PD} measures the time interval between the threhold trip point ($V_{IT - UV}$ or $V_{IT + OV}$) and the nRESET V_{OL} voltage.

3. Output transitions from V_{OL} to 90% for rise times and 90% to V_{OL} for fall times.

4. During the power-on period, V_{DD} must be equal to or higher than V_{DD_MIN} for at least $t_{SD} + t_D$ before the output is in the correct state.

Timing Diagrams



NOTE: 1. Factory-Set Accuracy.

Figure 2. Voltage Threshold and Hysteresis Accuracy



TIMING REQUIREMENTS (continued)



Figure 3. SENSE Timing Diagram

TYPICAL PERFORMANCE CHARACTERISTICS

 T_J = +25°C, V_{DD} = 3.3V and R_{PU} = 10k $\Omega,$ unless otherwise noted.



SG Micro Corp

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_{\rm J}$ = +25°C, $V_{\rm DD}$ = 3.3V and $R_{\rm PU}$ = 10k $\Omega,$ unless otherwise noted.

















SG Micro Corp

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $T_{\rm J}$ = +25°C, $V_{\rm DD}$ = 3.3V and R_{PU} = 10k $\Omega,$ unless otherwise noted.



SG Micro Corp

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $T_{\rm J}$ = +25°C, $V_{\rm DD}$ = 3.3V and R_{PU} = 10k $\Omega,$ unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM





Figure 5. Block Diagram (Window Version)



DETAILED DESCRIPTION

Overview

The SGM861 incorporates an over-voltage (OV) detector and an under-voltage (UV) detector, as well as a precise voltage reference. Besides, it has a series of sense thresholds with highly exact windowed threshold voltages, which varies $\pm 2.5\%$ over -40°C to ± 125 °C.

The SGM861 has built-in resistors to precisely determine the OV/UV thresholds. As a result, external divider resistors are not needed so that the number of external components is reduced and the design process is simplified.

The SGM861A/B/C/E/F/G has three t_D options with CT pulled up to VDD, floating or connecting to GND with a capacitor. The SGM861D/H has two t_D options with CT pulled up to VDD or floating, where connecting to GND with a capacitor is not permitted.

Manual reset (nMR) is used to pull down the nRESET pin by pulling down the nMR pin itself for the aim of hardware reset. Leave this pin floating when not used.

The nRESET pin of SGM861 is used to indicate whether the monitored signal is located within the sense window. Once the monitored signal falls outside the sense window, the nRESET pin turns low soon. Details please refer to Table 1.

Feature Description

VDD

The SGM861 is recommended working under voltage ranging from 1.7V to 5.5V for the VDD pin. Placing an input capacitor is not strictly demanded but useful under a noisy environment. In such a noisy condition, a capacitor of 1μ F is recommended to be placed between the VDD pin and GND.

In the power on process, the VDD voltage should be higher than its minimum voltage, and the delay time should be longer than the start-up delay ($t_{SD} + t_D$) so that the SGM861 can function normally.

SENSE

The SGM861 incorporates an OV detector and a UV detector, as well as a precise voltage reference. Besides, it has a built-in divider resistor network for the SENSE pin to reduce the overall component number and improve the detection accuracy as well. Both the

OV detector and UV detector adopt precise hysteresis in order to give noise suppression and deglitch capability.

Similar to the VDD pin, a capacitor of 1nF to 10nF is recommended to be placed between the SENSE pin and GND once the SGM861 is placed in a noisy environment.

If the VDD pin voltage is to be monitored, connecting the SENSE pin and VDD pin together is advised.

nRESET

The SGM861 output pin nRESET is designed to be used as a reset input or an enable input for typical applications like a micro-processor (μ P), a DC/DC converter or a low dropout linear regulator (LDO).

The nRESET pin is an open-drain output. There must be a pull-up resistor to pull up the nRESET voltage to the demanded level. The determination of this resistor should take low-level output voltage (V_{OL}), capacitance between the nRESET and GND, and leakage current into consideration. Note that open-drain pins can be wired-OR with other open-drain pins. Hence, the nRESET pin of SGM861 can be connected with other open-drain signals (e.g. nRESET pin of another SGM861).

Figure 6 depicts the timing diagram for the SENSE pin input and nRESET pin output.



Figure 6. Timing Diagram of SENSE and nRESET

Capacitor Time (CT)

The CT pin gives user the option to adopt the preset reset delay by connecting CT to VDD or leave it floating, or take the user-programmed reset delay by connecting CT to an external capacitor. Once the SENSE voltage falls into the valid window ($V_{IT-UV} < V_{SENSE} < V_{IT+OV}$), the CT pin state is detected in 450µs with the built-in state machine. When the CT pin is connected to VDD, a pull-up resistor of 10k Ω is advised.



DETAILED DESCRIPTION (continued)

Manual Reset (nMR)

The manual reset (nMR) is designed as an external input pin to manually pull down the nRESET pin. When nMR goes low, the nRESET pin asserts low after t_{PD_nMR} . Once the nMR pin turns high again in the precondition that the SENSE pin voltage is within the valid window ($V_{IT-UV} < V_{SENSE} < V_{IT+OV}$), the nRESET pin keeps low for t_{D_nMR} and then turns high. The nMR pin can be pulled up to VDD directly or just left open when no external control signals exist. Note that the nMR pin is pulled up to VDD internally through R_{nMR} . Figure 7 shows the relation between nMR and nRESET.

Device Functional Modes

Table 1 below shows the functional mode truth table.

Normal Operation ($V_{DD} > V_{DD_{MIN}}$)

When $V_{DD} > V_{DD_MIN}$ continues longer than $(t_{SD} + t_D)$, the nRESET output state is determined by the SENSE pin voltage. When the SENSE pin voltage is within the valid window ($V_{IT-UV} < V_{SENSE} < V_{IT+OV}$), nRESET turns high. When the SENSE pin voltage goes outside of the valid window ($V_{SENSE} < V_{IT+UV}$ or $V_{SENSE} > V_{IT+OV}$), nRESET turns low.

Under-Voltage Lockout (V_{POR} < V_{DD} < UVLO)

When $V_{POR} < V_{DD} < UVLO$, the nRESET pin maintains low no matter what the SENSE pin voltage is.

Power-On Reset (V_{DD} < V_{POR})

When $V_{DD} < V_{POR}$, nRESET signal is undefined and is not to be relied upon for proper device function.



NOTES:

1. Pull nRESET to VDD with a $10 k \Omega$ resistor.

2. In order to initiate and continue the time reset counter, V_{nMR} must be higher than V_{nMR_H} or floating and V_{SENSE} must be between $V_{IT - UV} + V_{HYS}$ and $V_{IT + OV} - V_{HYS}$.

3. During nRESET outputs low, nMR is ignored.

Figure 7. Relation Between nMR and nRESET

Table 1. Functional Mode Truth Table							
Description	Condition	nMR Pin	VDD Pin	Output (nRESET Pin)			
Normal Operation	$V_{IT - UV} < SENSE < V_{IT + OV}$	Open or Above V_{nMR_H}	$V_{DD} > V_{DD_{MIN}}$	High			
Normal Operation (UV Only)	SENSE > V _{IT - UV}	Open or Above V_{nMR_H}	$V_{DD} > V_{DD_{MIN}}$	High			
Over-Voltage Detection	SENSE > VIT + OV	Open or Above V_{nMR_H}	$V_{DD} > V_{DD_{MIN}}$	Low			
Under-Voltage Detection	SENSE < VIT - UV	Open or Above V_{nMR_H}	$V_{DD} > V_{DD_{MIN}}$	Low			
Manual Reset	$V_{IT - UV} < SENSE < V_{IT + OV}$	Below V_{nMR_L}	$V_{DD} > V_{DD_{MIN}}$	Low			
UVLO Engaged	V _{IT - UV} < SENSE < V _{IT + OV}	Open or Above V _{nMR_H}	$V_{POR} < V_{DD} < UVLO$	Low			



APPLICATION INFORMATION

Voltage Threshold Accuracy

Voltage monitoring effect is determined by both the supply voltage margin and the reset detection accuracy. Because of the high precision of SGM861 (maximum deviation is 2.5%), supply voltage with larger deviation can be applied under tight tolerance applications.

For example, an MCU core voltage rail, which accepts error no more than ±8% of the nominal value, is supplied by a DC/DC converter. Here, judge that ±5% error is allowed for the DC/DC converter and ±2.5% error is allowed for the supervisor. As mentioned above. the SGM861 has high accuracy (error $< \pm 2.5\%$) so that more voltage margin is given for the DC/DC converter to be selected or designed. As a result, smaller output capacitor or inductor can be adopted for more relaxed requirements of output voltage ripple and transient fluctuation. Moreover, lower system voltage and tighter tolerance is allowed for the MCU without SGM861 nRESET pin asserted for possible failure or malfunction.

Figure 8 illustrates the DC/DC converter output voltage deviation range and SGM861 voltage threshold accuracy is mentioned above.



Figure 8. DC/DC Converter Output Voltage Deviation Range and SGM861 Voltage Threshold Accuracy

CT Reset Time Delay

The CT pin gives user three options to adopt the preset reset delay by connecting CT to VDD or leaving it floating, or taking the user-programmed reset delay by connecting CT to an external capacitor. The nRESET delay time (t_D) is determined by the CT configuration. Figure 9 shows the three configurations of CT. Once the SENSE voltage falls into the valid window (V_{IT-UV} < V_{SENSE} < V_{IT+OV}), the CT pin state is detected in 450µs with the built-in state machine.



Figure 9. CT Configuration Diagram

Factory-Programmed Reset Delay Timing

The CT pin gives user the options to adopt the preset reset delay by connecting CT to VDD with a $10k\Omega$ pull-up resistor or leave it floating. Table 2 describes the preset t_D options for SGM861.

Table 2. Reset	t Delay Time for Fac	tory-Progr	ammed Reset
Delay Timing	-		

Model	Capacitor to GND	Floating	10kΩ to VDD
SGM861A/E	Programmable t _D	$t_D = 10ms$	$t_D = 200 \text{ms}$
SGM861B/F	Programmable t_D	t _D = 1ms	t _D = 20ms
SGM861C/G	Programmable t_D	t _D = 5ms	t _D = 100ms
SGM861D/H	N/A	t _D = 50µs	t _D = 50μs



Programmable Reset Delay-Timing

The CT pin gives user the option to adopt the user-programmed reset delay by connecting CT to an external capacitor (C_{CT}) between the CT pin and GND. The reset delay time t_D is decided by three factors: CT charging current I_{CT} , CT voltage threshold V_{CT} , and C_{CT} . Note that only $C_{CT} > 250$ pF can be identified as a capacitor for t_D . In order to charge the CT capacitor, one must guarantee that the initial CT pin voltage is near zero. If so, there is no upper limit of t_D for the SGM861. The relationship between t_D and C_{CT} is described in Equation 1.

$$t_D(ms) = 3.060 \times C_{CT} + 0.57$$
 (1)

The CT pin voltage rising slope (coefficient of C_{CT} in Equation 1) is equal to the value of V_{CT} divided by I_{CT} . Considering the deviation of V_{CT} and I_{CT} , one can calculate the minimum and maximum of t_D , which is listed in Equation 2 and Equation 3, respectively.

$$t_{D_{MIN}}(ms) = 2.7397 \times C_{CT} + 0.30$$
 (2)

$$t_{D_{MAX}}(ms) = 3.5088 \times C_{CT} + 0.79$$
 (3)

When the VDD voltage and SENSE voltage are both higher than their rising threshold (nMR is assumed to be floating), the SGM861 begins to charge C_{CT} until V_{CT} = 1.15V. Once V_{CT} = 1.15V, C_{CT} is discharged by the internal resistor and soon nRESET is released. In order to obtain a precise t_D , choosing high quality ceramic capacitor like C0G, X5R, X7R and placing the CT capacitor close to the chip are both highly recommended. Table 3 presents the examples between t_D and ideal C_{CT} .

Table 3. User-Programmable Reset Delay Time for IdealCapacitor Values

Сст	nRESET Delay Time (t _D , TYP)			
250pF	1.34ms			
1nF	3.63ms			
3.26nF	10.5ms			
32.6nF	100.33ms			
65.2nF	200.08ms			
1µF	3060.57ms			

nRESET Latch Mode

The SGM861 enters latch mode when the CT pin is pulled low. Placing a resistor to pull down CT voltage is advised because of less current consumed. In latch mode, the nRESET pin stays low whatever SENSE voltage is. In order to exit the latch mode, apply a voltage higher than 1.15V on the CT pin so that the



nRESET pin goes high immediately with nearly no delay. For more safe unlatch, $V_{CT} = 1.4V$ is more recommended. Besides, a series resistor between the unlatch voltage and CT pin is useful to reduce the current that flows into the CT pin. Details please refer to Typical Application 2: nRESET Latch Mode section.



NOTE: $10k\Omega$ resistor to GND to latch, voltage at CT to unlatch.

Figure 10. nRESET Latch/Unlatch Circuit

Adjustable Voltage Thresholds

Thanks for the high accuracy of SGM861 (maximum error is 2.5%), a resistor divider outside the device SENSE pin can be used to generate a user-defined and relatively precise sense threshold. When no variant of the SGM861 meets the user threshold requirements, the practice that placing external resistor divider outside the device SENSE pin is a good choice (see Figure 11). It is recommended that taking a variant with 0.8V sense threshold for the SGM861 because these candidates share an internal bypass resistor ladder. Note that the internal sense resistance is 7.6M Ω . As mentioned above, the SGM861B5-0.80 is a qualified candidate.

Take SGM861B5-0.80 as an example to supervise a 2V voltage rail, which is marked as V_{MON} here. The relationship between V_{SENSE} and V_{MON} is illustrated in Equation 4. Note that the nominal voltage threshold for SGM861B5-0.80 is $V_{SENSE} = 0.8V$. If users want to supervise $V_{MON} = 2V$ with $R_2 = 10k\Omega$, choose $R_1 = 15k\Omega$ as a result. Considering the window threshold for SGM861B5-0.80 is $\pm 5\%$, one can calculate the UV/OV thresholds as $V_{IT - UV} = 0.76V$ and $V_{IT + OV} = 0.84V$ separately.

$$V_{\text{SENSE}} = V_{\text{MON}} \times R_2 / (R_1 + R_2)$$
 (4)

With the help of Equation 4, the UV/OV threshold for V_{MON} can be calculated as $V_{IT-UV} = 1.9V$ and $V_{IT+OV} = 2.1V$ separately. If wider tolerance or UV only threshold devices are more preferred, refer to Device Naming Description section for suitable models.

Both the outside resistor divider and internal resistor ladder must be considered for the final sense voltage threshold accuracy. It is usually assumed that the SENSE pin is always in a high impedance state. In fact, the SENSE pin input impedance can be calculated by the sense voltage (V_{SENSE}) divided by the sense current (I_{SENSE}). According to Figure 11, I_{SENSE} can be calculated using Equation 5 where the internal sense resistance is determined by Equation 6 (nearly 7.6M Ω).

 $I_{\text{SENSE}} = (V_{\text{MON}} - V_{\text{SENSE}})/R_1 - V_{\text{SENSE}}/R_2$ (5)

 $R_{SENSE} = V_{SENSE} / I_{SENSE}$ (6)



Figure 11. Adjustable Voltage Threshold with External Resistor Dividers

Immunity to SENSE Pin Voltage Transients

The SGM861 can suppress short spikes or glitches on both VDD and SENSE pin. The immunity ability is decided by the duration time and overdrive.

When V_{DD} is lower than the trip point for a long time, then the nRESET is asserted and the output is pulled low. When V_{DD} is just a few nanosecond lower than the trip point, the nRESET does not assert and the output continues to be high. Alter the time length that asserts the nRESET by increasing the proportion where V_{DD} is lower than the trip point. For example, when V_{DD} is 10% lower than the trip point, the comparator responds much faster and the nRESET is asserted much quicker than when just below the trip point voltage. Calculation of the percentage overdrive is shown in Equation 7:

$$|(V_{\text{SENSE}} - V_{\text{IT} - UV} \text{ or } V_{\text{IT} + OV})/V_{\text{IT}_{\text{NOM}}} \times 100\%| \quad (7)$$
 where:

V_{SENSE} is the SENSE pin voltage.

V_{IT NOM} is the nominal threshold voltage.

 V_{IT-UV} and V_{IT+OV} represent the actual UV or OV tripping voltage.

Hysteresis

The SGM861 incorporates UV and OV comparators with separate hysteresis to prevent malfunction or error report for the microprocessor under noisy environment. When V_{SENSE} rises upon V_{IT + UV} or falls below V_{IT - OV}, nRESET turns high. On the contrary, when V_{SENSE} falls below V_{IT - UV} or rises upon V_{IT + OV}, nRESET turns low. Figure 12 shows the relation between V_{IT - UV}, V_{IT + OV} and hysteresis voltage (V_{HYS}).



Figure 12. SENSE Pin Hysteresis

Typical Application 1: Multi-Rail Window Monitoring for Microcontroller Power Rails Figure 13 illustrates how to use two SGM861 devices to monitor several voltage rails for a microprocessor. One SGM861 is used to supervise the core voltage and another is used to supervise the I/O voltage, which both devices need precise monitoring threshold and reset delay time.



Figure 13. Monitoring Two Voltage Rails of a Microprocessor with Two SGM861 Devices



Design Requirements

Table 4. Design Parameters

Parameter	Design Requirement	Design Result
Manitorod Pails	$V_{I/O}$ = 3.3V (nominal), nRESET asserted if outside of ±10% of 3.3V (including device accuracy), t _D = 200ms	Maximum $V_{IT + OV}$ = 3.6135V (9.5%), Minimum $V_{IT - UV}$ = 2.9865V (-9.5%)
	V_{Core} = 1.2V (nominal), nRESET asserted if outside of ±8% of 1.2V (including device accuracy), t _D =10ms	Maximum $V_{IT + OV}$ = 1.290V (7.5%), Minimum $V_{IT - UV}$ = 1.110V (-7.5%)
Output Logic Voltage	5V CMOS	5V CMOS
Maximum System Supervision Current Consumption	50μΑ	8µA (4µA MAX each)

Detailed Design Procedure

According to the voltage rail requirements listed in Device Naming Description section, one should choose a suitable model of SGM861 from the aspects of SENSE threshold and window tolerance. The reset delay time t_D can be realized by choosing a proper model of SGM861 from the Electrical Characteristics section. Note that SENSE threshold variants range from 0.5V to 5.0V. Hence, the I/O voltage can be supervised with 3.3V threshold device and the core voltage can be supervised with 1.2V threshold device. In order to meet the threshold tolerance requirements, the I/O voltage can be supervised with ±7% threshold tolerance and the core voltage can be supervised with ±5% threshold tolerance. After that, calculate the maximum $V_{IT + OV}$ and minimum $V_{IT - UV}$ to further validate the effectiveness of design procedure mentioned above. Equation 8 and Equation 9 show how to calculate the maximum $V_{IT + OV}$ and minimum $V_{IT - UV}$ for the core voltage:

$$V_{\text{IT + (OV-Worst Case)}} = V_{\text{MON}} \times (\% \text{Threshold} + 2.5\%)$$

= 1.2 × (1 + 7.5%) = 1.290V (8)

$$V_{\text{IT - (UV-Worst Case)}} = V_{\text{MON}} \times (\% \text{Threshold} - 2.5\%)$$

= 1.2 × (1 - 7.5%) = 1.110V (9)

The rising time of nRESET is determined by the pull-up resistor and possible capacitor at this pin. Select a suitable pull-up resistor for the nRESET pin to meet the requirements of backward timing and sinking current capability for V_{OL} listed in Electrical Characteristics section. If little capacitance exists at the nRESET pin, take the pull-up resistors ranging from $10k\Omega$ to $1M\Omega$.

Application Curves

Conditions: SGM861A7-3.30, $V_{nRESET} = V_{DD} = 3.3V$, CT = Open.











Typical Application 2: nRESET Latch Mode Figure 14 shows how to monitor the core voltage of a microprocessor in latch mode. In latch mode, the

Design Requirements

Table 5. Design Parameters

nRESET pin maintains low whatever the SENSE pin voltage value is. Similarly, the nRESET pin maintains low whatever the SENSE pin voltage value is if the nRESET pin is already low during the power-up process.



Figure 14. Monitoring Voltage Rail in Latch Mode

Detailed Design Procedure

The SGM861 enters latch mode when the CT pin is pulled low. Placing a resistor to pull down CT voltage is advised because of less current is consumed. Usually, placing a 10k Ω resistor is advised. In latch mode, the nRESET pin stays low whatever the SENSE pin voltage is. In order to exit the latch mode, apply a voltage higher than 1.15V on the CT pin so that the nRESET pin goes high immediately with nearly no delay. For safe unlatch, V_{CT} = 1.4V is recommended. Besides, placing a series resistor between the unlatch voltage supply source (V_{GPIO}) and the CT pin is useful to reduce the current that flows into the CT pin.

Parameter	Design Requirement	Design Result		
Monitored Rail	V_{Core} = 1.2V (nominal), nRESET asserted if outside of ±8% of 1.2V (including device accuracy), Latch when nRESET is low, until voltage is applied on CT pin.	Maximum V _{IT + OV} = 1.290V (7.5%), Minimum V _{IT - UV} = 1.110V (-7.5%)		
Output Logic Voltage	5V CMOS	5V CMOS		
Maximum System Supervision Current Consumption	15μΑ	1.24µA (TYP), 4µA (MAX)		



APPLICATION INFORMATION (continued)

Application Curves

Conditions: SGM861A7-3.30, $V_{nRESET} = V_{DD} = 3.3V$. In the over-voltage and under-voltage latch function curve, $V_{nRESET} = V_{DD}$, CT is pulled down after nRESET is low, nRESET becomes latched.

nRESET







Time (500ms/div)



This apparatus is configured to function normally with an input voltage ranging from 1.7V to 5.5V. Note that the maximum voltage at VDD pin is 6V, which highlights the need for voltage constraint. Adhering to standard analog design principles, incorporating a capacitor ranging from 0.1µF to 1µF between the VDD and GND pins is advisable, depending on the noise characteristics of the input voltage supply. This

1V/div CT 2V/div SENSE 1V/div nRESET V_{CT} biased at least to 1.15V, V_{SENSE} = 3.3V Time (200µs/div) VDD Ramp Latch Function 2V/div VDD 2V/div SENSE 2V/div

CT Bias Unlatch Function

Time (200ms/div)

 V_{DD} ramps up from 0V to 3.3V, V_{SENSE} = 3.3V, V_{CT}

capacitor acts as a buffer, helping stabilize the power supply and protect against potential voltage fluctuations.

In cases where the VDD voltage source is prone to experiencing significant voltage transients that might exceed 6V, additional safeguards become imperative. Such measures ensure the continued reliability and longevity of the device by mitigating the risk of damage caused by voltage spikes or sudden drops.



0V

LAYOUT

Positioning the external components in close proximity to the device is crucial, as this configuration minimizes the potential for parasitic errors that can disrupt signal integrity.

Limiting the length of VDD supply trace is essential. Note that the VDD capacitor will couple with supply parasitic inductance to form an LC circuit that may induce ringing, resulting in peak voltages exceeding the maximum VDD value. In addition, due to the short trace of the SENSE pin, the parasitic inductance is reduced and higher monitoring accuracy can be achieved.

Separating sensitive analog traces from digital ones is also critical, with an emphasis on avoiding parallel runs and only allowing perpendicular crossings when absolutely necessary, to prevent crosstalk and ensure signal purity.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from	Original (OCTOBER 2024) to REV.A	
--------------	----------------------------------	--

Page

Changed from product preview to production data.....All



PACKAGE OUTLINE DIMENSIONS TDFN-1.5×1.5-6L









RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters					
	MIN	NOM	MAX			
А	0.700	-	0.800			
A1	0.000	-	0.050			
A2	0.203 REF					
b	0.180	-	0.300			
D	1.400	-	1.600			
E	1.400	-	1.600			
е	0.500 BSC					
L	0.400	-	0.600			
L1	0.500	-	0.700			
eee		0.080				

NOTE: This drawing is subject to change without notice.



TAPE AND REEL INFORMATION

REEL DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TDFN-1.5×1.5-6L	7"	9.5	1.70	1.70	0.95	4.0	4.0	2.0	8.0	Q2



CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
7" (Option)	368	227	224	8	
7"	442	410	224	18	DD0002

