



# SGM51613D/SGM51652D/SGM51622D

## 16-Bit, High-Speed, True Differential Input, SAR ADC

### GENERAL DESCRIPTION

The SGM51613D, SGM51652D, and SGM51622D are a series of high-precision successive approximation (SAR) analog-to-digital converters (ADCs).

These ADCs are powered by a single unipolar 5V, and support true differential input.

These chips have an on-chip high accuracy and low drift 10ppm reference.

The digital interface is compatible to the traditional SPI protocol.

The SGM51613D, SGM51652D, and SGM51622D are available in Green TSSOP-16 and TQFN-4x4-16L packages. They are all specified from -40°C to +125°C.

### FEATURES

- **16 Bits ADC:**
  - ◆ SGM51613D: 800kSPS
  - ◆ SGM51652D: 500kSPS
  - ◆ SGM51622D: 250kSPS
- **Supply Voltage Ranges:**
  - ◆ Analog Supply: 5V
  - ◆ I/O Supply: 1.65V to 5V
- **On-Chip Reference: 4.096V**
- **Differential Nonlinearity (DNL):**
  - ◆ SGM51622D/SGM51652D: -0.55LSB/+0.75LSB (TYP)
  - ◆ SGM51613D: -0.65LSB/+0.85LSB (TYP)
- **Integral Nonlinearity (INL):**
  - ◆ SGM51622D/SGM51652D: ±1LSB (TYP)
  - ◆ SGM51613D: ±1.2LSB (TYP)
- **Signal-to-Noise Ratio (SNR):**
  - ◆ SGM51622D/SGM51652D: 91.4dB (TYP)
  - ◆ SGM51613D: 90.6dB (TYP)
- **Total Harmonic Distortion (THD):**
  - ◆ SGM51622D/SGM51652D: -100dB (TYP)
  - ◆ SGM51613D: -98dB (TYP)
- **Alarm Features**
- **Daisy-Chain Operation**
- **-40°C to +125°C Operating Temperature Range**
- **Available in Green TSSOP-16 and TQFN-4x4-16L Packages**

### APPLICATIONS

PLC/DCS Analog Input Modules  
Battery Monitoring System  
Test and Measurement  
Data Acquisition Systems


**PACKAGE/ORDERING INFORMATION**

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM51613D	TSSOP-16	-40°C to +125°C	SGM51613DXTS16G/TR	SGM01E XTS16 XXXXX	Tape and Reel, 4000
	TQFN-4x4-16L	-40°C to +125°C	SGM51613DXTQE16G/TR	SGM01F XTQE16 XXXXX	Tape and Reel, 3000
SGM51652D	TSSOP-16	-40°C to +125°C	SGM51652DXTS16G-S/TR	SGM01G XTS16 XXXXX	Tape and Reel, 500
			SGM51652DXTS16G/TR	SGM01G XTS16 XXXXX	Tape and Reel, 4000
	TQFN-4x4-16L	-40°C to +125°C	SGM51652DXTQE16G/TR	SGM01H XTQE16 XXXXX	Tape and Reel, 3000
SGM51622D	TSSOP-16	-40°C to +125°C	SGM51622DXTS16G/TR	SGM04A XTS16 XXXXX	Tape and Reel, 4000
	TQFN-4x4-16L	-40°C to +125°C	SGM51622DXTQE16G/TR	SGM04B XTQE16 XXXXX	Tape and Reel, 3000

**MARKING INFORMATION**

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

**XXXXX**



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

### **ABSOLUTE MAXIMUM RATINGS**

AIN_P, AIN_N to AGND (AVDD = 5V).....	-0.3V to 6V
AIN_P, AIN_N to AGND (AVDD = Floating) .....	-0.3V to 6V
AVDD to AGND .....	-0.3V to 6V
DVDD to DGND .....	-0.3V to AVDD
Digital Input Pins Voltage Range .....	-0.3V to DVDD + 0.3V
Digital Output Pins Voltage Range .....	-0.3V to DVDD + 0.3V
REFCAP to REFGND .....	-0.3V to 5.7V
REFIO to REFGND.....	-0.3V to 5.7V
REFGND to AGND .....	-0.3V to 0.3V
AGND to DGND.....	-0.3V to 0.3V
Package Thermal Resistance	
TSSOP-16, $\theta_{JA}$ .....	125°C/W
TQFN-4x4-16L, $\theta_{JA}$ .....	40°C/W
Junction Temperature.....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C
ESD Susceptibility	
HBM.....	4000V
CDM .....	500V

### **RECOMMENDED OPERATING CONDITIONS**

Analog Supply Voltage, AVDD.....	4.75V to 5.25V, 5V (TYP)
Digital Supply Voltage, DVDD.....	1.65 to AVDD, 3.3V (TYP)
Operating Temperature Range .....	-40°C to +125°C

### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

### **ESD SENSITIVITY CAUTION**


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.


## PIN CONFIGURATIONS

(TOP VIEW)



TSSOP-16

(TOP VIEW)



TQFN-4x4-16L

## PIN DESCRIPTION

PIN		NAME	TYPE <sup>(1)</sup>	FUNCTION
TSSOP-16	TQFN-4x4-16L			
1	15	DGND	P	Digital Ground.
2	16	AVDD	P	Analog Power Supply.
3	1	AGND	P	Analog Ground.
4	2	REFIO	AIO	Internal Reference Output and External Reference Input Pin.
5	3	REFGND	AI	Reference Ground Pin.
6	4	REFCAP	AO	ADC Reference Buffer Decoupling Capacitor Pin.
7	5	AIN_P	AI	Positive Analog Input.
8	6	AIN_N	AI	Negative Analog Input.
9	7	nRST	DI	Logic Input to Reset the Device. Active low.
10	8	SDI	DI	Dual Function: Serial Data Input. Chain data input during the serial communication in daisy-chain mode.
11	9	CONVST/ nCS	DI	Dual-Function Pin. Conversion start input pin, active high. The CONVST rising edge converts the device from acquisition phase to conversion phase. Chip-Select Input Pin. Active low. When nCS is high, SDO pin goes to tri-state.
12	10	SCLK	DI	Serial Clock Input.
13	11	SDO-0	DO	Serial Data Output 0.
14	12	ALARM/ SDO-1/GPO	DO	Multi-Function Output Pin. Active high alarm. Serial Data Output 1. General-Purpose Output Pin.
15	13	RADC_ADCS	DO	Multi-Function Output Pin for Serial Interface. See the RESET State section. When nCS remains high, the RADC_ADCS reflects the status of the internal ADCST signal. When nCS goes low, the RADC_ADCS keeps low output during data transfer frame.
16	14	DVDD	P	Digital Power Supply.
–	Exposed Pad	EP	–	Exposed pad should be soldered to PCB board and connected to AGND.

NOTE: 1. AI = Analog Input, DI = Digital Input, DO = Digital Output, AIO = Analog Input/Output, P = Power Supply.

## ELECTRICAL CHARACTERISTICS

(AVDD = 5V, DVDD = 3.3V, VREF = 4.096V (internal), and maximum throughput, Full = -40°C to +125°C, typical values are at TA = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Analog Inputs</b>						
Full-Scale Input Span <sup>(1)</sup>	V <sub>IN</sub>	AIN_P to AIN_N	-V <sub>REF</sub>		V <sub>REF</sub>	V
Common-Mode Input Range	V <sub>CM</sub>		0.4	V <sub>REF</sub> /2	3.6	V
Absolute Input Voltage Range	AIN_P-AGND		0		V <sub>REF</sub> + 0.1	V
	AIN_N-AGND		0		V <sub>REF</sub> + 0.1	
Input Capacitance	C <sub>IN</sub>	T <sub>A</sub> = +25°C		20		pF
Input Leakage Current	I <sub>IN</sub>			5		nA
-3dB Small-Signal Input Bandwidth	f <sub>-3dB</sub>	All input ranges		25		MHz
<b>System Performance</b>						
Resolution					16	Bits
No Missing Codes	NMC		16			Bits
Differential Nonlinearity <sup>(2)</sup>	DNL	SGM51613D	-0.99	-0.65/+0.85	2.5	LSB
		SGM51622D/SGM51652D	-0.99	-0.55/+0.75	2	
Integral Nonlinearity <sup>(2)</sup>	INL	SGM51613D	-3.5	±1.2	3.5	LSB
		SGM51622D/SGM51652D	-3	±1	3	
Offset Error <sup>(3)</sup>	E <sub>O</sub>	T <sub>A</sub> = +25°C	-3	0.47	3	mV
Offset Error Drift with Temperature			-2.34	0.71	2.34	ppm/°C
Gain Error <sup>(4)</sup>	E <sub>G</sub>	T <sub>A</sub> = +25°C	-0.06	0.01	0.06	%FSR
Gain Error Drift with Temperature <sup>(5)</sup>			-5.4	2.4	5.4	ppm/°C
<b>Dynamic Characteristics</b>						
Signal-to-Noise Ratio <sup>(6)</sup>	SNR	SGM51613D	88.4	90.6		dB
		SGM51622D/SGM51652D	88.8	91.4		
Total Harmonic Distortion <sup>(6) (7)</sup>	THD	SGM51613D		-98		dB
		SGM51622D/SGM51652D		-100		
Signal-to-Noise + Distortion <sup>(6)</sup>	SINAD	SGM51613D	87.5	90.4		dB
		SGM51622D/SGM51652D	87.8	91		
Spurious Free Dynamic Range <sup>(6)</sup>	SFDR	SGM51613D		104		dB
		SGM51622D/SGM51652D		106		
<b>Sampling Dynamics</b>						
Conversion Time	t <sub>CONV</sub>	SGM51613D			950	ns
		SGM51652D			1000	
		SGM51622D			2000	
Acquisition Time	t <sub>ACQ</sub>	SGM51613D	300			ns
		SGM51652D	1000			
		SGM51622D	2000			
Maximum Throughput Rate without Latency	f <sub>CYCLE</sub>	SGM51613D			800	kSPS
		SGM51652D			500	
		SGM51622D			250	

**ELECTRICAL CHARACTERISTICS (continued)**

(AVDD = 5V, DVDD = 3.3V, VREF = 4.096V (internal), and maximum throughput, Full = -40°C to +125°C, typical values are at TA = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Internal Reference Output</b>						
Decoupling Capacitor on REFIO Pin	C <sub>OUT_REFIO</sub>		0.1			μF
Initial Reference Voltage	V <sub>REFCAP</sub>	T <sub>A</sub> = +25°C	4.092	4.096	4.100	V
REFCAP Temperature Drift				10		ppm/°C
Decoupling Capacitor on REFCAP Pin	C <sub>OUT_REFCAP</sub>		10			μF
Turn-On Time		C <sub>OUT_REFCAP</sub> = 10μF, C <sub>OUT_REFIO</sub> = 0.1μF		50		ms
<b>External Reference Input</b>						
External Reference Voltage on REFIO <sup>(8)</sup>	V <sub>REFIO_EXT</sub>	REFIO pin configured as an input	4.046	4.096	4.5	V
<b>AVDD Comparator</b>						
High Threshold Voltage	V <sub>TH_HIGH</sub>			5.35		V
Low Threshold Voltage	V <sub>TH_LOW</sub>			4.62		V
<b>Power-Supply Requirements</b>						
Analog Power-Supply Voltage	AVDD		4.75	5	5.25	V
Digital Power-Supply Voltage	DVDD	Operating range	1.65	3.3	AVDD	V
		Supply range for specified performance	2.7	3.3	AVDD	
Analog Supply Current, Device Converting at Maximum Throughput	I <sub>AVDD_DYN</sub>	SGM51622D		4.8	6.8	mA
		SGM51652D		6.3	8.4	
		SGM51613D		7.3	9.4	
Analog Supply Current, Device Not Converting	I <sub>AVDD_STC</sub>			3.45	5.2	mA
Analog Supply Current, Device in STANDBY Mode	I <sub>AVDD_STDBY</sub>			1.8		mA
Analog Supply Current, Device in PD Mode	I <sub>AVDD_PD</sub>			7.5		μA
Digital Supply Current, Maximum Throughput	I <sub>DVDD_DYN</sub>	SGM51613D/SGM51652D		0.1	0.3	mA
		SGM51622D		0.05	0.2	
Digital Supply Current, Device in STANDBY Mode	I <sub>DVDD_STDBY</sub>			4		μA
Digital Supply Current, Device in PD Mode	I <sub>DVDD_PD</sub>			4		μA
<b>Digital Inputs</b>						
Digital High Input Voltage Logic Level	V <sub>IH</sub>		0.8 × DVDD		DVDD	V
Digital Low Input Voltage Logic Level	V <sub>IL</sub>		0		0.2 × DVDD	V
Input Leakage Current				100		nA
Input Pin Capacitance				5		pF

**ELECTRICAL CHARACTERISTICS (continued)**

(AVDD = 5V, DVDD = 3.3V, VREF = 4.096V (internal), and maximum throughput, Full = -40°C to +125°C, typical values are at TA = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Digital Outputs</b>						
Digital High Output Voltage Logic Level	V <sub>OH</sub>	I <sub>o</sub> = 500μA source	DVDD - 0.2		DVDD	V
Digital Low Output Voltage Logic Level	V <sub>OL</sub>	I <sub>o</sub> = 500μA sink	0		0.2	V
Floating State Leakage Current		Only for digital output pins		100		nA
Internal Pin Capacitance				5		pF
<b>Temperature Range</b>						
Operating Free-Air Temperature	T <sub>A</sub>		-40		125	°C

NOTES:

1. Ideal input range, does not consider gain or offset error.
2. This is best-fit INL.
3. Measured relative to actual measured reference.
4. Excludes internal reference accuracy error.
5. Excludes internal reference temperature drift.
6. All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with a 1kHz input signal 0.25dB below full-scale, unless otherwise specified.
7. Calculated on the first nine harmonics of the input frequency.
8. Extended functional range limits are set by sample characterization across the temperature range.

**TIMING CHARACTERISTICS**

(AVDD = 5V, DVDD = 3.3V, VREF = 4.096V (internal), and maximum throughput, Full = -40°C to +125°C, typical values are at TA = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Conversion Cycle</b>						
Sampling Frequency	f <sub>CYCLE</sub>	SGM51613D			800	kSPS
		SGM51652D			500	
		SGM51622D			250	
ADC Cycle Time Period	t <sub>1</sub>		1/f <sub>CYCLE</sub>			
Acquisition Time	t <sub>ACQ</sub>	SGM51613D	300			ns
		SGM51652D	1000			
		SGM51622D	2000			
Conversion Time	t <sub>CONV</sub>	SGM51613D			950	ns
		SGM51652D			1000	
		SGM51622D			2000	
<b>Asynchronous Reset</b>						
Pulse Duration	t <sub>2</sub>	nRST low	100			ns
		nRST low in PD mode	50			μs
Delay Time for POR Reset	t <sub>3</sub>			100		ns
Delay Time for Application Reset	t <sub>14</sub>	nRST rising to CONVST/nCS rising		100		ns
Wake-Up Time	t <sub>NAP_WKUP</sub>	NAP mode		10		μs
Power-Up Time	t <sub>PWRUP</sub>	PD mode		0.3		ms
<b>SPI-Compatible Serial Interface</b>						
Serial Clock Frequency	f <sub>CLK</sub>				40	MHz
Serial Clock Time Period	t <sub>CLK</sub>		1/f <sub>CLK</sub>			
SCLK High Time	t <sub>15</sub>		0.45		0.55	t <sub>CLK</sub>
SCLK Low Time	t <sub>16</sub>		0.45		0.55	t <sub>CLK</sub>
Setup Time: CONVST/nCS Falling to First SCLK Capture Edge	t <sub>7</sub>		8			ns
Setup Time: SDI Data Valid to SCLK Capture Edge	t <sub>12</sub>		8			ns
Hold Time: SCLK Capture Edge to (Previous) Data Valid on SDI	t <sub>13</sub>		8			ns
Delay Time: Last SCLK Capture Edge to CONVST/nCS Rising	t <sub>8</sub>		8			ns
Delay Time: CONVST/nCS Falling Edge to Data Enable	t <sub>9</sub>				10	ns
Delay Time: CONVST/nCS Rising to SDO-x Going to 3-State	t <sub>11</sub>				10	ns
Delay Time: SCLK Launch Edge to (Next) Data Valid on SDO-x	t <sub>10</sub>				12	ns
Delay time: CONVST/nCS Rising Edge to RVS Falling	t <sub>6</sub>				15	ns

NOTE: SGM51613D only supports the SPI-compatible protocols with dual SDO-x.



## TIMING DIAGRAM




Figure 1. Conversion Cycle Timing Diagram






Figure 2. Asynchronous Reset Timing Diagram



NOTE: On SDI pin, the chip counts the last valid data bit as LSB before the nCS rising edge, and accepts the according data bits from LSB to MSB.

Figure 3. Standard SPI Interface Timing Diagram (CPHA = 0)







TIMING DIAGRAM (continued)



NOTE: On SDI pin, the chip counts the last valid data bit as LSB before the nCS rising edge, and accepts the according data bits from LSB to MSB.


Figure 4. Standard SPI Interface Timing Diagram (CPHA = 1)

**TYPICAL PERFORMANCE CHARACTERISTICS**




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


Offset Error vs. Temperature




Typical Histogram for Offset Drift




Gain Error vs. Temperature




Typical Histogram for Gain Error Drift









INL vs. Temperature









DNL vs. Temperature



**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


Typical FFT Plot for the SGM51652D




Typical FFT Plot for the SGM51622D




Typical INL for All Codes




Typical INL for All Codes





Typical INL for All Codes



Typical DNL for All Codes




TYPICAL PERFORMANCE CHARACTERISTICS (continued)





**FUNCTIONAL BLOCK DIAGRAM**



**Figure 5. Block Diagram**

**DETAILED DESCRIPTION**

**Analog Input Structure**


The chip has a true differential input. Signal positive input is applied at AIN\_P, and signal negative input is tied to AIN\_N.

**Reference**

The chip can be operated with an internal reference or an external voltage reference.

**ADC Description**

The chip output code is in straight-binary format.



**Figure 6. Device Transfer Function (Straight-Binary Format)**

**Table 1. ADC LSB Values for Different Input Ranges (V<sub>REF</sub> = 4.096V)**

Input Range	Positive Full-Scale (V)	Negative Full-Scale (V)	Full-Scale Range (V)	LSB (μV)
-V <sub>REF</sub> to V <sub>REF</sub>	4.096	-4.096	4.096 × 2	125

**Alarm Features**

The chip has an active-high alarm output function on the ALARM/SDO-1/GPO pin if the pin is used for ALARM output.


There are two types of alarms: the input alarm and the AVDD alarm.

When each conversion ends, the ALARM output flags are updated internally. The ALARM output flags can be read out in 3 kinds of way. Firstly it can be read by the ALARM output pin, secondly read the internal ALARM registers, thirdly append the ALARM flags to the data output.


**Input Alarm**

The chip has input low and input high alarm. These alarms have a common hysteresis window which can be set by ALARM\_HIGH\_THRES and ALARM\_LOW\_THRES registers.

Please see the triggered function diagrams in Figure 7 and Figure 8.



**Figure 7. High ALARM Hysteresis**



**Figure 8. Low ALARM Hysteresis**

**AVDD Alarm**

If AVDD exceeds 5.35V (TYP) or drops below 4.62V (TYP), there is an AVDD alarm.

**SPI Connection Topologies**

**Single Device: Standard SPI Interface**

The chip supports a standard SPI protocol and connection.

**Multiple Devices: Daisy-Chain Topology**

The chip supports the daisy-chain connection.

**Device Operational Modes**

The chip supports three functional states: RESET, Acquisition, and Conversion. The state is determined by the status of the CONVST/nCS and RST control signals.

**RESET State**

To issue a RESET, the nRST pin must be pulled low and kept low for a specified time (see Timing Characteristics in Figure 2). The chip has two different reset functions: an application reset and a power-on reset (POR). The function of the nRST pin is determined by the state of the RSTn\_APP bit in the RESET\_POWER\_CONTROL register.

**DETAILED DESCRIPTION (continued)**

To issue an application reset, the RSTn\_APP bit must be set to 1. In this RESET status, according configuration registers are reset to the default values (please refer to registers descriptions, note that an application reset is not as same as power-on reset), the RADCS pin keeps low, and the SDO-x pins are tri-stated.

To issue a power-on reset, the RSTn\_APP bit is set to 0. In POR status, all internal circuits of the chip (including the PGA, ADC driver, and voltage reference) are reset.

To exit the RESET status, pull the nRST pin high while keep CONVST/nCS and SCLK pins low.

**Acquisition State**

The chip enters acquisition state after system powers up, or at the end of every conversion.

**Conversion State**

On the rising edge of CONVST/nCS signal, the chip transits from acquisition state to conversion state. The conversion process is driven by internal clock. During the conversion, chip is not response to CONVST/nCS signal. See the timing table, under the different sampling speed, the minimum sampling time and conversion time must be met.

**Digital Interface Operation (SPI Interface Operation)**

**Data Transfer Frame**

For a typical data transfer frame, the controller pulls CONVST/nCS low to initiate the data transfer frame.

At the end of the data transfer frame:

- If the SCLK counter = 32, the chip treats the frame as a valid operation.
- If the SCLK counter is < 32, the chip treats the frame as an invalid operation. In a write operation, the command is ignored. In a read operation, the according number of MSB bits is shifted from 32-bit register.
- If the SCLK counter is > 32, the chip treats the frame as a long frame operation. The last 32 bits is accepted before the CONVST/nCS rising edge.

**Input Command Word and Register Write Operation**

The chip supports one byte or two bytes (equivalent to half a word) operation. Table 2 lists the input commands. In a single operation, the command composed of two types is marked by HWORD (Half of a WORD).

In an HWORD command, the LSB bit of 9-bit address is treated as 0. For example, whether the address is 0b000010000 or 0b000010001, the chip execute the command with the address 0b000010000.

**Table 2. Input Commands List**

OPCODE Bit [31:0]	Command	Description
00000000_00000000_00000000_00000000	NOP	No operation.
11000_xx_<9-bit address>_<16-bit data> <sup>(1)</sup>	CLEAR_HWORD	Clear Any Bits of a Register 16-bit data, DB[15:0], DB[x] = 1, means that clear the specified bit to '0' in the address register. DB[x] = 0, means unchanged.
11001_xx_<9-bit address>_00000000_00000000	READ_HWORD	Issue a 16-Bit Read Operation Followed this command, the chip shifts out 16-bit of the register content in the next frame.
01001_xx_<9-bit address>_00000000_00000000	READ	Same as the READ_HWORD, only 8-bit of the register content is returned in the next frame.
11010_00_<9-bit address>_<16-bit data>	WRITE	Half-Word Write Command 16-bit data, DB[15:0] is written to the addressed register.
11010_01_<9-bit address>_<16-bit data>		High-Byte Write Command 16-bit data, DB[15:0], only DB[15:8] is written to the addressed register. DB[7:0] is ignored.
11010_10_<9-bit address>_<16-bit data>		Low-Byte Write Command 16-bit data, DB[15:0], only DB[7:0] is written to the addressed register. DB[15:8] is ignored.
11011_xx_<9-bit address>_<16-bit data>	SET_HWORD	Set Any Bits of a Register 16-bit data, DB[15:0], DB[x] = 1, means that set the specified bit to '1' in the address register. DB[x] = 0, means unchanged.
All other input command combinations	NOP	No operation.

NOTE: 1. <9-bit address> is composed of MSB '0' and an 8-bit register address (which is shown in Table 6). For example, the <9-bit address> for register 0x08 is 0b000001000.

## DETAILED DESCRIPTION (continued)

### Output Data Word

In any operation, the 32-bit content of frame N+1 is determined by command in frame N and the set of DATA\_VAL[2:0] bits (which is in the DATAOUT\_CONTROL register). If DATA\_VAL[2:0] is set to 1xx, the data format is described in the DATAOUT\_CONTROL register. If a READ command is in frame N, the output of frame N+1 is 8-bit register data and others followed by '0'. If a READ\_HWORD command is in frame N, the output of frame N+1 is 16-bit register data and others followed by '0'.

For the other combinations, the frame N+1 is composed of 16-bit ADC conversion result and various of data flag (depends on the setting of the DATAOUT\_CONTROL register). If all flags are enabled, they are in the following sequence DEVICE\_ADDR, AVDD ALARM FLAGS, INPUT ALARM FLAGS, ADC INPUT RANGE FLAGS, PARITY, and all remaining bits are set to 0, see Table 3 for an example. If only some flags are enabled, an example is shown in Table 4.

**Table 3. Output Data Word (All Data Flags Enabled) <sup>(1)</sup>**

DB[31:16]	DB[15:12]	DB[11:10]	DB[9:7]	DB[7:4]	DB[3:2]	DB[1:0]
Conversion result	Device address	AVDD alarm flags	Input alarm flags	ADC input range	Parity bits	00

NOTE:

1. DEVICE\_ADDR\_INCL = 1, VDD\_ACTIVE\_ALARM\_INCL = 1, IN\_ACTIVE\_ALARM\_INCL = 1, RANGE\_INCL = 1, and PAR\_EN = 1

**Table 4. Output Data Word (Only Some Data Flags Enabled) <sup>(1)</sup>**

DB[31:16]	DB[15:14]	DB[13:10]	DB[9:8]	DB[7:0]
Conversion result	AVDD alarm flags	ADC input range	Parity bits	00000000

NOTE:

1. DEVICE\_ADDR\_INCL = 0, VDD\_ACTIVE\_ALARM\_INCL = 1, IN\_ACTIVE\_ALARM\_INCL = 0, RANGE\_INCL = 1, and PAR\_EN = 1

## SPI Protocols

### Protocols for Configuring the Device

The chip supports all 4 types of SPI protocols. After system power-on or reset, the default mode is SPI-00-S (CPHA = 0 and CPOL = 0).

### Protocols for Reading from the Device

The data read operation protocols are roughly divided into two types: one is SPI-compatible protocols with a single SDO-x, and the other is SPI-compatible protocols with dual SDO-x.

### SPI-Compatible Protocols with a Single SDO-x


As shown in Table 5, the chip supports all 4 types of SPI protocols. After system power-on or reset, the default mode is SPI-00-S (CPHA = 0 and CPOL = 0).

**Table 5. SPI Protocols for Reading from the Device**

Protocol	SCLK Polarity (At nCS Falling Edge)	SCLK Phase (Capture Edge)	MSB Bit Launch Edge	SDI_CONTROL	SDO_CONTROL
SPI-00-S	Low	Rising	nCS falling	00h	00h
SPI-01-S	Low	Falling	1 <sup>st</sup> SCLK rising	01h	00h
SPI-10-S	High	Falling	nCS falling	02h	00h
SPI-11-S	High	Rising	1 <sup>st</sup> SCLK falling	03h	00h


**DETAILED DESCRIPTION (continued)**

**SPI-Compatible Protocols with Dual SDO-x**



NOTE: In dual SDO modes, the amount of SCLK required by the chip is only half that in single SDO modes.

**Figure 9. Standard SPI Timing Protocol (CPHA = 0, Dual SDO-x)**



NOTE: In dual SDO modes, the amount of SCLK required by the chip is only half that in single SDO modes.

**Figure 10. Standard SPI Timing Protocol (CPHA = 1, Dual SDO-x)**

## REGISTER MAPS

Bit Types:

R/W: Read/Write bit(s)

R: Read only bit(s)

### Device Configuration and Register Maps

The device has 8 configuration registers, the register maps are shown in Table 6. Each configuration register consists of four data bytes, which can be reached by their unique address.

**Table 6. Configuration Register Maps**

Address	Register Name	Register Function
00h	CHIP_ID	CHIP_ID Register
04h	RESET_POWER_CONTROL	Reset and Power Control Register
08h	SDI_CONTROL	SDI Data Input Control Register
0Ch	SDO_CONTROL	SDO-x Data Input Control Register
10h	DATAOUT_CONTROL	Output Data Control Register
20h	ALARM_OUTPUT	ALARM Output Register
24h	ALARM_HIGH_THRES	ALARM High Threshold and Hysteresis Register
28h	ALARM_LOW_THRES	ALARM Low Threshold Register

#### CHIP\_ID Register (Address = 00h)

This register can be set a unique identification address associated to a device that is used in a daisy-chain system.

**Table 7. CHIP\_ID Register Details**

BITS	BIT NAME	POWER-ON RESET <sup>(2)</sup>	APPLICATION RESET <sup>(3)</sup>	TYPE	DESCRIPTION
D[31:24]	Reserved	00h	00h	R	Reserved.
D[23:20]	Reserved	0000b	0000b	R	Reserved.
D[19:16]	DEVICE_ADDR[3:0]	0000b	0000b	R/W	These bits can be used to address different devices in the system. The amount of the devices can be up to 16. These bits are useful in daisy-chain mode.
D[15:0]	Reserved	0000h	0000h	R	Reserved.

NOTES:

1. Address for bits [7:0] = 00h. Address for bits [15:8] = 01h. Address for bits [23:16] = 02h. Address for bits [31:24] = 03h.
2. Power-on reset valid.
3. Application reset valid.

**REGISTER MAPS (continued)**

**RESET\_POWER\_CONTROL Register (Address = 04h)**

**Table 8. RESET\_POWER\_CONTROL Register Details**

BITS	BIT NAME	POWER-ON RESET <sup>(2)</sup>	APPLICATION RESET <sup>(3)</sup>	TYPE	DESCRIPTION
D[31:16]	Reserved	0000h	0000h	R	Reserved.
D[15:8]	WKEY[7:0]	00h	00h	R/W	A Key Function. Any writing to D[5:0] operation is accepted on condition that the WKEY[7:0] is set to 69h first.
D[7:6]	Reserved	00b	00b	R	Reserved.
D[5]	VDD_AL_DIS	0b	0b	R/W	0 = VDD alarm is enabled (default) 1 = VDD alarm is disabled
D[4]	IN_AL_DIS	0b	0b	R/W	0 = Input alarm is enabled (default) 1 = Input alarm is disabled
D[3]	Reserved	0b	0b	R	Reserved.
D[2]	RSTn_APP	0b	–	R/W	0 = nRST pin functions as a POR class reset (causes full device initialization) (default) 1 = nRST pin functions as an application reset (only user-programmed modes are cleared) The setting will be power-on reset to default.
D[1]	NAP_EN	0b	–	R/W	0 = Disable the NAP mode (default) 1 = Enable the NAP mode Details on the latency encountered when entering and exiting the relevant low-power mode, see Electrical Characteristics section.
D[0]	PWRDN	0b	0b	R/W	0 = Disable the power-down mode (default) 1 = Enter the power-down mode Details on the latency encountered when entering and exiting the relevant low-power mode, see Electrical Characteristics section.

NOTES:

1. Address for bits [7:0] = 04h. Address for bits [15:8] = 05h. Address for bits [23:16] = 06h. Address for bits [31:24] = 07h.
2. Power-on reset valid.
3. Application reset valid.

**SDI\_CONTROL Register (Address = 08h)**

**Table 9. SDI\_CONTROL Register Details**

BITS	BIT NAME	POWER-ON RESET <sup>(2)</sup>	APPLICATION RESET <sup>(3)</sup>	TYPE	DESCRIPTION
D[31:16]	Reserved	0000h	0000h	R	Reserved.
D[15:8]	Reserved	00h	00h	R	Reserved.
D[7:2]	Reserved	000000b	000000b	R	Reserved.
D[1:0]	SDI_MODE[1:0]	00b	–	R/W	00 = Standard SPI with CPOL = 0 and CPHASE = 0 (default) 01 = Standard SPI with CPOL = 0 and CPHASE = 1 10 = Standard SPI with CPOL = 1 and CPHASE = 0 11 = Standard SPI with CPOL = 1 and CPHASE = 1 These bits set the SPI protocol.

NOTES:

1. Address for bits [7:0] = 08h Address for bits [15:8] = 09h Address for bits [23:16] = 0Ah Address for bits [31:24] = 0Bh.
2. Power-on reset valid.
3. Application reset valid.

**REGISTER MAPS (continued)**

**SDO\_CONTROL Register (Address = 0Ch)**

**Table 10. SDO\_CONTROL Register Details**

<b>BITS</b>	<b>BIT NAME</b>	<b>POWER-ON RESET <sup>(2)</sup></b>	<b>APPLICATION RESET <sup>(3)</sup></b>	<b>TYPE</b>	<b>DESCRIPTION</b>
D[31:16]	Reserved	0000h	0000h	R	Reserved.
D[15:13]	Reserved	000b	000b	R	Reserved.
D[12]	GPO_VAL	0b	0b	R/W	1-bit data for the output on the GPO pin.
D[11:10]	Reserved	00b	00b	R	Reserved.
D[9:8]	SDO1_CONFIG[1:0]	00b	00b	R/W	00 = SDO-1 is tri-stated (default) 01 = SDO-1 set as ALARM 10 = SDO-1 set as GPO 11 = SDO-1 work with SDO-0 in 2-bit SDO mode
D[7]	Reserved	0b	0b	R	Reserved.
D[6]	SSYNC_CLK	0b	–	R/W	0 = External SCLK (default) 1 = Internal clock This bit takes effect only in the ADC master clock or source-synchronous mode of operation.
D[5:2]	Reserved	0000b	0000b	R	Reserved.
D[1:0]	SDO_MODE[1:0]	00b	–	R/W	00 and 01 = SDO mode follows the same SPI protocol as that used for SDI. See the SDI_CONTROL register 10 = Invalid configuration 11 = Invalid configuration

**NOTES:**

1. Address for bits [7:0] = 0Ch. Address for bits [15:8] = 0Dh. Address for bits [23:16] = 0Eh. Address for bits [31:24] = 0Fh.
2. Power-on reset valid.
3. Application reset valid.



**REGISTER MAPS (continued)**

**DATAOUT\_CONTROL Register (Address = 10h)**

This register controls the data output by the device.

**Table 11. DATAOUT\_CONTROL Register Details**

<b>BITS</b>	<b>BIT NAME</b>	<b>POWER-ON RESET <sup>(2)</sup></b>	<b>APPLICATION RESET <sup>(3)</sup></b>	<b>TYPE</b>	<b>DESCRIPTION</b>
D[31:16]	Reserved	0000h	0000h	R	Reserved.
D[15]	Reserved	0b	0b	R	Reserved.
D[14]	DEVICE_ADDR_INCL	0b	0b	R/W	0 = Disable SDO-x output including DEVICE_ADDR (default) 1 = Enable SDO-x output including DEVICE_ADDR Select whether DEVICE_ADDR register value in the SDO-x output bit stream.
D[13:12]	VDD_ACTIVE_ALARM_INCL[1:0]	00b	00b	R/W	00 = Do not include (default) 01 = Include ACTIVE_VDD_H_FLAG 10 = Include ACTIVE_VDD_L_FLAG 11 = Include both flags Select whether VDD ALARM flags in the SDO-x output bit stream.
D[11:10]	IN_ACTIVE_ALARM_INCL[1:0]	00b	00b	R/W	00 = Do not include (default) 01 = Include ACTIVE_IN_H_FLAG 10 = Include ACTIVE_IN_L_FLAG 11 = Include both flags Select whether input ALARM flags in the SDO-x output bit stream.
D[9]	Reserved	0b	0b	R	Reserved.
D[8]	Reserved	0b	0b	R	Reserved.
D[7:4]	Reserved	0000b	0000b	R	Reserved.
D[3]	PAR_EN	0b	–	R/W	0 = Output data does not contain parity information (default) 1 = Two parity bits (ADC output and output data frame) are appended to the LSBs of the output data It's an even parity, and all output data bits are included.
D[2:0]	DATA_VAL[2:0]	000b	000b	R/W	0xx = Value output is the conversion data 100 = Value output is all 0's 101 = Value output is all 1's 110 = Value output is alternating 0's and 1's 111 = Value output is alternating 00's and 11's These bits control the data value output by the converter.

**NOTES:**

1. Address for bits [7:0] = 10h. Address for bits [15:8] = 11h. Address for bits [23:16] = 12h. Address for bits [31:24] = 13h.
2. Power-on reset valid.
3. Application reset valid.

**REGISTER MAPS (continued)**

**REFERENCE\_SELECTION Register (Address = 14h)**

**Table 12. REFERENCE\_SELECTION Register Details**

<b>BITS</b>	<b>BIT NAME</b>	<b>POWER-ON RESET <sup>(2)</sup></b>	<b>APPLICATION RESET <sup>(3)</sup></b>	<b>TYPE</b>	<b>DESCRIPTION</b>
D[31:16]	Reserved	0000h	0000h	R	Reserved.
D[15:8]	Reserved	00h	00h	R	Reserved.
D[7]	Reserved	0b	0b	R	Reserved.
D[6]	INTREF_DIS	0b	0b	R/W	0 = Internal reference is enabled (default) 1 = Internal reference is disabled
D[5:4]	Reserved	00b	00b	R	Reserved.
D[3:0]	Reserved	0000b	–	R	Reserved.

**NOTES:**

1. Address for bits [7:0] = 14h. Address for bits [15:8] = 15h. Address for bits [23:16] = 16h. Address for bits [31:24] = 17h.
2. Power-on reset valid.
3. Application reset valid.

**REGISTER MAPS (continued)**

**ALARM\_OUTPUT Register (Address = 20h)**

**Table 13. ALARM\_OUTPUT Register Details**

<b>BITS</b>	<b>BIT NAME</b>	<b>POWER-ON RESET <sup>(2)</sup></b>	<b>APPLICATION RESET <sup>(3)</sup></b>	<b>TYPE</b>	<b>DESCRIPTION</b>
D[31:16]	Reserved	0000h	0000h	R	Reserved.
D[15]	ACTIVE_VDD_L_FLAG	0b	0b	R	Enable ALARM Output Flag for Low AVDD Voltage 0 = No ALARM condition (default) 1 = ALARM VDD low enable
D[14]	ACTIVE_VDD_H_FLAG	0b	0b	R	Enable ALARM Output Flag for High AVDD Voltage 0 = No ALARM condition (default) 1 = ALARM VDD high enable
D[13:12]	Reserved	00b	00b	R	Reserved.
D[11]	ACTIVE_IN_L_FLAG	0b	0b	R	Enable ALARM Output Flag for High Input Voltage 0 = No ALARM condition (default) 1 = ALARM input low enable
D[10]	ACTIVE_IN_H_FLAG	0b	0b	R	Enable ALARM Output Flag for Low Input Voltage 0 = No ALARM condition (default) 1 = ALARM input high enable
D[9:8]	Reserved	00b	00b	R	Reserved.
D[7]	TRP_VDD_L_FLAG	0b	0b	R	Enable Tripped ALARM Output Flag for Low AVDD Voltage 0 = No ALARM condition (default) 1 = ALARM VDD low tripped enable
D[6]	TRP_VDD_H_FLAG	0b	0b	R	Enable Tripped ALARM Output Flag for High AVDD Voltage 0 = No ALARM condition (default) 1 = ALARM VDD high tripped enable
D[5]	TRP_IN_L_FLAG	0b	0b	R	Enable Tripped ALARM Output Flag for High Input Voltage 0 = No ALARM condition (default) 1 = ALARM input high tripped enable
D[4]	TRP_IN_H_FLAG	0b	0b	R	Enable Tripped ALARM Output Flag for Low Input Voltage 0 = No ALARM condition (default) 1 = ALARM input low tripped enable
D[3:1]	Reserved	000b	000b	R	Reserved. Reads return 000b.
D[0]	OVW_ALARM	0b	0b	R	Enable Logical OR Outputs All Tripped ALARM Flags 0 = No ALARM condition (default) 1 = ALARM Logical OR Outputs All Tripped ALARM Flags enable

**NOTES:**

1. Address for bits [7:0] = 20h. Address for bits [15:8] = 21h. Address for bits [23:16] = 22h. Address for bits [31:24] = 23h.
2. Power-on reset valid.
3. Application reset valid.

## REGISTER MAPS (continued)

### ALARM\_HIGH\_THRES Register (Address = 24h)

Table 14. ALARM\_HIGH\_THRES Register Details

BITS	BIT NAME	POWER-ON RESET <sup>(2)</sup>	APPLICATION RESET <sup>(3)</sup>	TYPE	DESCRIPTION
D[31:24]	INP_ALARM_HYST[7:0]	00h	00h	R/W	INP_ALARM_HYST[7:2]: 6-bit hysteresis value for the input ALARM. INP_ALARM_HYST[1:0] must be set to 00b.
D[23:16]	Reserved	00h	00h	R	Reserved.
D[15:0]	INP_ALARM_HIGH_TH[15:0]	FFFFh	FFFFh	R/W	Threshold for input high alarm.

NOTES:

1. Address for bits [7:0] = 24h. Address for bits [15:8] = 25h. Address for bits [23:16] = 26h. Address for bits [31:24] = 27h.
2. Power-on reset valid.
3. Application reset valid.

### ALARM\_LOW\_THRES Register (Address = 28h)

Table 15. ALARM\_LOW\_THRES Register Details

BITS	BIT NAME	POWER-ON RESET <sup>(2)</sup>	APPLICATION RESET <sup>(3)</sup>	TYPE	DESCRIPTION
D[31:16]	Reserved	0000h	0000h	R	Reserved. Reads return 0000h.
D[15:0]	INP_ALARM_LOW_TH[15:0]	0000h	0000h	R/W	Threshold for input low alarm.

NOTES:

1. Address for bits [7:0] = 28h. Address for bits [15:8] = 29h. Address for bits [23:16] = 2Ah. Address for bits [31:24] = 2Bh.
2. Power-on reset valid.
3. Application reset valid.

---

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>APRIL 2023 – REV.A.2 to REV.A.3</b>	<b>Page</b>
Updated Electrical Characteristics section .....	6

---

<b>MARCH 2023 – REV.A.1 to REV.A.2</b>	<b>Page</b>
Updated Register Maps section.....	26

---

<b>MARCH 2023 – REV.A to REV.A.1</b>	<b>Page</b>
Updated Electrical Characteristics section .....	5, 6


---

<b>Changes from Original (DECEMBER 2022) to REV.A</b>	<b>Page</b>
Changed from product preview to production data.....	All


---

PACKAGE OUTLINE DIMENSIONS

TSSOP-16



RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.200
A1	0.050	-	0.150
A2	0.800	-	1.050
b	0.190	-	0.300
c	0.090	-	0.200
D	4.860	-	5.100
E	4.300	-	4.500
E1	6.200	-	6.600
e	0.650 BSC		
L	0.450	-	0.750
H	0.250 TYP		
$\theta$	0°	-	8°
ccc	0.100		

NOTES:


1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-153.

PACKAGE OUTLINE DIMENSIONS


TQFN-4x4-16L




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A2	0.203 REF		0.008 REF	
D	3.900	4.100	0.154	0.161
D1	2.000	2.200	0.079	0.087
E	3.900	4.100	0.154	0.161
E1	2.000	2.200	0.079	0.087
k	0.200 MIN		0.008 MIN	
b	0.250	0.350	0.010	0.014
e	0.650 TYP		0.026 TYP	
L	0.450	0.650	0.018	0.026

NOTE: This drawing is subject to change without notice.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-16	13"	12.4	6.80	5.40	1.50	4.0	8.0	2.0	12.0	Q1
TQFN-4x4-16L	13"	12.4	4.30	4.30	1.10	4.0	8.0	2.0	12.0	Q2

DD0001



# PACKAGE INFORMATION

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002